Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

re : do we need to fix clock transition violation

Status
Not open for further replies.
J

jaya sree

Member level 3
Joined
Nov 9, 2009
Messages
55
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
india
Activity points
1,791
Hi all ,

In one of the interview , I was asked :

do we need to fix every clock transition violation " ?

I replied yes.But it seems the answer is no . I was told to find out why ?

Please help me by answering it

Thank you
jaya sree
 

Well it depends, one the behaviour of the design. usually, it never happens. there are lot of timing exceptions which are included in the design so, I think the answer is "NO".

Cheers
 
YES. These clock transition violations need to fix. The timing is valid if below condition is met.

INPUT transition <= LIB transition.
Output Cao <= Lib cap value .

now its upto signing off team to risk the design or schedule .

Recommendation is to fix . Depends again on the magnitude and corresponding path Setup and hold slack values. Many factors involved here like, lib characterization?. Usually, because of these, hold violations will be hidden , so need to be careful.

Regards,
Sam
 
I totally agree with Sam. If you are exceeding library transition limit, your cell delay will not be accurate. When transition limit exceed library limit cell delays are extrapolated those might be inaccurate.
 
even I said the same thing regarding clock transition limits . But the interviewer said the clock transition constraints are set by us.So There is no need of fixing every clock transition.Let us assume maximum clock transition limit is 100ps .

1)First of all who constrains this clock transition limit ? synthesis people or top level team?
2) if clock transition is above 120 , we need to fix for sure
3) If clock transition is between 110-120 , do we need to fix it
4) If clock transition is between 100-110 , do we need to fix it


The technology node is 28 nm tsmc.

Please help me in understanding this topic

Thanks
jaya sree
 

I got your point now. Clock transition limit is defined by physical design team and it is specified in the clock specification file. Clock transition limit will be much smaller than library limit. We have tighter transition on clock to avoid crosstalk. In this case you need not fix every transition violations. You have to fix transition violations if it is exceeding library limit.
 

Well, the chip level guys/team will give you the specs, where in he will define all these things. then the implementation guys need to follow that even the PD guys. You will get to know all these through experience...

cheers

jaya sree said:
even I said the same thing regarding clock transition limits . But the interviewer said the clock transition constraints are set by us.So There is no need of fixing every clock transition.Let us assume maximum clock transition limit is 100ps .

1)First of all who constrains this clock transition limit ? synthesis people or top level team?
2) if clock transition is above 120 , we need to fix for sure
3) If clock transition is between 110-120 , do we need to fix it
4) If clock transition is between 100-110 , do we need to fix it


The technology node is 28 nm tsmc.

Please help me in understanding this topic

Thanks
jaya sree
Click to expand...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top