Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to build the clock tree in a hierarchical manner in top level design?

Status
Not open for further replies.
V

venkatramanan

Member level 4
Joined
Sep 24, 2011
Messages
69
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
bangalore
Activity points
1,685
how to built the clock tree in hierarchical manner in top level design ? if u having any document regarding this ple upload....
 

Re: build the clock tree

Refer to H-Tree Algorithm. It explains your doubts. Here are a few attachments for you.

Also refer to the link below:

https://en.wikipedia.org/wiki/H_tree
 

Attachments

  • ISCAS_04_HTree.pdf
    282.4 KB · Views: 111
  • TVLSI_07.pdf
    1.4 MB · Views: 105
Re: build the clock tree

thank u Prashanth.vinnakota……
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top