Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

briefly explain about Guard rings in CMOS

Status
Not open for further replies.

Jushoraj

Member level 1
Joined
May 22, 2012
Messages
34
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Location
Bangalore
Activity points
1,548
What is a guard ring in CMOS. What is its function?
 

cmos combination combine NMOS and PMOS structure . In some cases the N and P structure use in each process can create a parasitic path between the supply and the ground. By using a guard ring the designer can reduce these parasitics effects(NPN-PNP parasitic transistors created ).

- - - Updated - - -

The parasitic effect in this case is called : latchup
 
and more, the latch up is basically a SCR circuit. If it turns on, it runs fastly to an increasing current due to positive feedback casuing malfunctioning or even destruction
 
  • Like
Reactions: cdmtch

    cdmtch

    Points: 2
    Helpful Answer Positive Rating
There are two uses for guard rings. One is to make the
lowest practical Rb on the parasitic transistor structure.
Some foundries only require that you respect a minimum
"distance to tap" but a guardring can improve this worst
case extrinsic base resistance by a couple of decades.
In flows where the looser construction style is allowed
in the core you may still see guardrings called out in the
I/O or ESD device rules.

The other use is to backstop any field or well surface
inversion, which may occur in lighter doped or lousier-
field-oxide processes, or in the presence of ionizing
radiation.
 

Guard ring is added across a sensitive analog circuit to isolate it from any substrate noise from digital or some high frequency switching circuit..
 
  • Like
Reactions: adix

    adix

    Points: 2
    Helpful Answer Positive Rating
please everyone explain in detail , why Guard ring can suppress latch-up phenomenon ?
 

Guard ring is added across a sensitive analog circuit to isolate it from any substrate noise from digital or some high frequency switching circuit..As you might know, an unintentionally created latch can be triggered (turned-on) by a noise spike from digital circuit. Once the latch is turned on, it can destroy the chip by sucking large amount of current.
 

Guard rings are mainly used to avoid Latchup .in CMOS technolog.Latchup occurs due o the parsitic PNPN structure which is formed when both PMOS and NMOS kept at proximity
 

I know that Guard ring is used to prevent the latch-up problem. But how? I have never seen a guard ring. Where do you actually place it?

Thanks a lot
 

Guard Ring is in my opinion is just P-tap or N-tap connected to VSS or VDD.
 

"Taps" are single contacts. To suppress leakage completely
you need a fence, not one fencepost. Similarly for extracting
substrate currents, you need to kill the entire parasitic "base"
wherever it may lie. A point contact would have to be lucky
or smart. A guard ring is complete and doesn't need to know
anything about its context.
 

Hi everyone,
Can somebody tell me what is a double guard ring, and what is its advantage over single guard ring??
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top