How can i built the diffencial input signals (see attached pic for detailed info) by verilog-A? The time step and voltage step are both constant.
There are so many steps ,so i need a simple method.
Thanks in advance.