Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about cutting bits in fixed point FIR

Status
Not open for further replies.

itmr

Member level 3
Joined
Nov 5, 2010
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,750
Hi ALL

in now days i design FIXED POINT FIR that wil be implemented on FPGA
the filtering unit using cic decimation followed by 2 fir LPF.

the input to the unit is 32 bits - 30 fractions and 2 for real number.
the end of the unit in 57 bits and i take just the fractions -51 downto 22.
when i analyze the FILTER FREQUENCY RESPONSE ( for the whole unit) by FFT to the impulse response - i get this difference between matlab analyze and modelsim

https://obrazki.elektroda.pl/84_1336288760.jpg --FPGA RESPONSE
https://obrazki.elektroda.pl/3_1336288760.jpg -- MATLAB RESPONE



my question is -
while cut any one bit from the output we probably attenuate the value by 6 db.
i cut the bits 51 downto 21 from the 57 output.
i miss 150 db attenuation from the matlab respone .
does somebody know the meaning of cutting bits from the middle of the output vector?
i mean if i will cut the lower 27 lower bits i will attenuate the frequency respone by 162 db , but i dont know what will be the attenuation when i cutting the middle bits..

i will be very happy for help
Itamar
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top