Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

call task from case statement which contains wait statement in verilog?

Status
Not open for further replies.

gautamvsharma

Junior Member level 2
Joined
Jul 11, 2010
Messages
24
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,283
Location
Bangalore
Activity points
1,457
Hi All,

I am just stumbled with one of the process that i need to execute for my current assignment?

I tried above method what is mentioned in question but didn't worked out.

Can anyone provide me an easiest way out for following function:

I have to write testcases in verilog for my VHDL based DUT..
This testcases should generate random stimulus(more than stimulus to feed to DUT. for that I have developed one case statement and defined one testcase control register where some configuration parameter for generation of stimulus i am feeding, and my intention is write common function which can read this testcase control register and based on functionality it can produce stimulus.

I have more that 25 testcases to execute, if i will not find best way out, than i need to write lots of code.

So what could be the best way to achieve this functionality in verilog?????
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top