Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To my understanding:
1): If you want to synthesis that multiplier, you just write mul[63:0] = a[31:0] * b[31:0]; will be ok. Then synthesis tool will synthesis this code to logic gates.
2): If you want to design a multiplier (design a multiplier architecture) with simple logic functions, such as add, OR, AND, you may need rearch the multiplier arthitecture first. As I known, usually there will be booth encoding, then use 3-->2 architecture, then just use 1 full adder to get the multiplier result.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
