Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

synthesis in DC -operating conditions

Status
Not open for further replies.

veenashree89

Member level 2
Joined
Dec 11, 2010
Messages
42
Helped
9
Reputation
18
Reaction score
9
Trophy points
1,288
Location
BANGALORE
Activity points
1,581
during synthesis ..while specifying operating conditions.. differnt values are specified..for PVT..
as below
dc_shell-t> report_lib class
****************************************
Report : library
Library: class
Version: 2003.06
Date : Tue Jul 15 06:22:47 2003
****************************************
. .
Operating Conditions:
Name Library Calc_mode Process Temp Volt Interconnect Model
----------------------------------------------------------------------------
WCCOM class 1.50 70.00 4.75 worst_case_tree
WCIND class 1.50 85.00 4.75 worst_case_tree
WCMIL class 1.50 125.00 4.50 worst_case_tree

from the above information
P=1.50 wat does it mean?why it is same at all corners
wat is its unit?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top