Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Regarding the signal integrity problem in FPGA

Status
Not open for further replies.
P

prakashvenugopal

Advanced Member level 1
Joined
Jun 1, 2011
Messages
473
Helped
15
Reputation
30
Reaction score
15
Trophy points
1,298
Activity points
4,973
Hi,

Can any one please explain in details what is signal integrity problem in FPGA?


Thanks,
V. Prakash
 

Propagation delay, noise margin, crosstalk and switching noises plays major role in signal integrity for FPGA.
 

I agree. I was burned by simultaneous switching noise (SSN) before...
 

I dont think inside FPGA, there is going to be signal integrity problems....It can however happen at the transceiver part or IO interface I believe...

Until the design is pure asynch
 

Good doc.

I believe all FPGAs that come out of FAB will not be prone to internal signal integrity issue because it is already taken care.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top