Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[DFT]:ATPG chain test pattern pass at the first several times. but failed then?

Status
Not open for further replies.
Q

qubianbig

Newbie level 5
Joined
Jun 13, 2008
Messages
8
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,326
Hi, All,

when our chip run the first 1 or 2 time of ATPG chain test, it can pass. but after several run, tens of pins report failed.

We have try 5-10 chip, it looks behave the same. and we bring these chip back to our lab, the function test of these chip still can pass.

is anyone have similar experience of this kinds of phenomenon. please throw some light on this.

3ks

Regards
Qu
 

During first run chip's temperature increased so you can violate setup requirement (T higher -> delays higher).
You can try to decrease ATPG clock frequency or decrease chip temperature and check if I right?:)
 

kornukhin said:
During first run chip's temperature increased so you can violate setup requirement (T higher -> delays higher).
You can try to decrease ATPG clock frequency or decrease chip temperature and check if I right?:)
Click to expand...

Hi, Kornukhin,

thanks for your reply, actually when find the root cause, we founded that it is the IO input voltage level is not setting correctly, which will resulting some odd phenomenon. when we setting correct voltage level. the "failing" chip still can work. currently we cannot explain why this phenomenon happen.

Regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top