Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For some old process (such 0.18um), the transition define is: time used by the signal change from 10%*VDD to 90%*VDD (rising transition) / 90%*VDD to 10%*VDD (falling transition).
For the process now (such as 90nm), the transition define is: time used by the signal change from 30%*VDD to 70%*VDD (rising transition) / 70%*VDD to 30%*VDD (falling transition).
Note: this is not defined by DC, but defined in the cell library designer.
For the unit, it's usually "ns". There is also defined in cell library file: *.lib.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
