Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[MOVED] how to remove this error in xilinx

Status
Not open for further replies.

krishna2728

Member level 5
Joined
Oct 23, 2010
Messages
84
Helped
7
Reputation
14
Reaction score
6
Trophy points
1,298
Location
bengaluru,India
Activity points
1,734
ERROR:HDLCompilers:110 - "C:/Xilinx92i/NFC/piccA_noF1.v" line 81 Least significant bit operand in part-select of vector reg 'temp1' is illegal



i have to compare a array temp1[7:-temp]== uid[39:-temp];

my temp value keeps on changing and i have written as above i am getting the error as above how to write this with out any error plz helpme

Thank u in advance
 

Re: how to remove this error in xilinx

As far as i know,in verilog the range values must be a constant

also i think u must post this in fpga group, to get better response..
 

Re: how to remove this error in xilinx

Can you post the part of ur code here so that we can correct it and show you how to do it right?
 

"memcoll [1]<=rxmemory [1]- 8'h20;
temp<=memcoll [1];
temp1[7:-temp]== uid[39:-temp];"

this is my code plz help
 

memcoll [1]<=rxmemory [1]- 8'h20;
temp<=memcoll [1];
temp1[7:-temp]== uid[39:-temp];

What I understand from ur code is temp and temp1 are 8 bit variables
and this is what you want to do!
case (temp)
0 : equal = temp1[7]== uid[39];
1 : equal = temp1[7:6]== uid[39:38];
3 : equal = temp1[7:5]== uid[39:37];
4 : equal = temp1[7:4]== uid[39:36];
5 : equal = temp1[7:3]== uid[39:35];
6 : equal = temp1[7:2]== uid[39:34];
7 : equal = temp1[7:1]== uid[39:33];
default : equal = temp1[7:0]== uid[39:32];
endcase
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top