Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cic decimation filter resolution

Status
Not open for further replies.

itmr

Member level 3
Joined
Nov 5, 2010
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,750
hi all

i design now decimation unit to downsample signal samplesd in 1M to 2K
i cascaded cic decimation then fir decimation and then downsample block ( in simulink).

when i simulate the unit it looks good - i mean i can see the filter gain ( when the input is pulse) and i see the down sampling when the input is sin wave sampled by 1M.

my problem is that i cannot reach good resolution because of the number of bits - i feed the cic by 12 bit and the output number of bits is 42 ( r =32 and n=6 bin =12 )
( bin + N *LOG2(R)) - but after the fir decimation i see the sine wave quantized to much...

does some one have an experience with it ? or some good books to recommend or PDF"S about the right way to choose the bits to get good resolution?

thank u all
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top