Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

UVM assert(req.randomize(clkgen) with {clock.period ==period ;}); doesn't work in VCS

Status
Not open for further replies.

binliu

Newbie level 4
Joined
Jan 27, 2012
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
Hi ,

I am using UVM 1.0 from Accellera and VCS vcs-mx-E-2011.03.

In my sequence, I have the following syntax

assert(req.randomize(clkgen) with {clock.period ==m_period ;});

However, I see print out m_period is correct ( a non zero number) but clock.period in item req is zero.

I have a timescale directives in uvm_users_pkg as timescale 1ns/1ps, but I use +override_timescale 1ps/1ps as VCS_OPT

this syntax works fine with mti, but doesn't work in VCS. and because this is a clock generator, all the clock has period as "zero" , and VCS stops because it detected infinite loop (of course).

Anyone has experience on this?

Thanks!

Bin
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top