Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Active hdl is terminating

Thread starter Mkanimozhi
Start date Jan 29, 2012

Status: Not open for further replies.

Jan 29, 2012

#1

Mkanimozhi

Full Member level 4

Hi Friends,

When I Click the END SIMULATION in active HDL my ACTIVE HDL is terminating, How I have to resolve this issue.

Thanks ,

Kanimozhi

Jan 29, 2012

#2

T

tariq786

Advanced Member level 2

i think you need to put $stop rather than $finish. this is my best guess

Status: Not open for further replies.

Similar threads

T
Need help regarding HDL terminology
- Started by Tajira
- Nov 28, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
B
Port is not connected when using top module
- Started by Boris.b
- Jan 22, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
programming MFRC522 with hdl
- Started by wowpro7
- Aug 8, 2022
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
F
Is it possible to make an active timestamp with the $display system task like in ModelSim?
- Started by flammmable
- Sep 14, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
B
verilog .V file errors "Verilog HDL Implicit Net warning"
- Started by bteddy1
- Jul 27, 2022
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top