Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clock gating PRE ICG, PRE ICGN

Status
Not open for further replies.
S

sp18315

Newbie level 2
Joined
Aug 8, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
hi,

I was going through the clock gating concept.

i could not understand the PREICG and PREICGN.

i read in a pdf about the even and odd number of inversions for pos edge and neg edge flops. but it is confusing.

can anybody please throw some light on it. also can i get any material for it.

thank you.
 

PREICG are positive edge triggered clock gating cells and PREICGN are negative edge clock gating cells. What is your confusion? Please upload the document.
 

yadavvlsi said:
PREICG are positive edge triggered clock gating cells and PREICGN are negative edge clock gating cells. What is your confusion? Please upload the document.
Click to expand...

i uploaded the file.
in this from slides 23-28, clock gates slides are present, where some of the logic parts are green marked and red marked. why are they so?
how to identify even and odd inversions in the examples in those slides?
if there is any pdf relating to this matter please upload.
thank you.
 

Attachments

  • dft_overview_Jan2011.ppt
    1.2 MB · Views: 452

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top