Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

on which parameter the output frequency of VCO in pll depends

Status
Not open for further replies.

xpress_embedo

Advanced Member level 4
Joined
Jul 5, 2011
Messages
1,154
Helped
161
Reputation
396
Reaction score
189
Trophy points
1,353
Location
India
Activity points
10,591
i am fresher in this field, Can anybody tell me what parameter defines the final output frequency of vco in pll.

suppose i want to design a pll to give output frequency of 100MHz, this is the frequency to which pll has to lock,
i m using 10 MHz reference, then which parameter i have to set to get this output frequency.
but where i have to define this frequency.

i have gone through the SimPLL of analog devices, but not able to find out answer.
 

You can put a divide-by-10 counter in the feedback path, to multiply your 10MHz to 100Mhz.
 

hi
please study this tutorial
 

Attachments

  • MWJ.04.00.pdf
    207.1 KB · Views: 94

i am fresher in this field, Can anybody tell me what parameter defines the final output frequency of vco in pll.

suppose i want to design a pll to give output frequency of 100MHz, this is the frequency to which pll has to lock,
i m using 10 MHz reference, then which parameter i have to set to get this output frequency.
but where i have to define this frequency.

i have gone through the SimPLL of analog devices, but not able to find out answer.

You will find your answer in the datasheet of th PLL which you want to use.
Because every PLL has different programming features and type.
Look at "programming chapter" of the datasheet...
 

i am fresher in this field, Can anybody tell me what parameter defines the final output frequency of vco in pll.

suppose i want to design a pll to give output frequency of 100MHz, this is the frequency to which pll has to lock,
i m using 10 MHz reference, then which parameter i have to set to get this output frequency.
but where i have to define this frequency.

i have gone through the SimPLL of analog devices, but not able to find out answer.
All of them really.
But the VCO (Voltage Control Oscillator) is where you will get the "Output Frequency" .

If you have a discreet component design you can disconnect the Loop Filter and
put a voltage on the V-Tune line of the VCO to see how it changes the Output
Freq with Voltage.

You have to make sure your VCO can work at 100MHz.

As for your Spec's Ref=10MHz , then your divider needs to be N=10.

RF=100MHz.
Ref = RF/N

Also (Unless you have a integrated PLL/VCO) you will need to make sure all your
components are capable of working together. i.e. if LoopFilter requires 10mA Drive
and your Charge Pump on can provide 4mA, you have an issues. And you have to
make sure your Feed back path for the RF is not loading down the VCXO so it stops operating.

Also before you post a Questions, search the Board first. Your Question has most
likely been answered .

https://www.edaboard.com/threads/144053/

Cheers
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top