Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Non-symmetric loading of a symmetric fully differential SC-amplifier

Status
Not open for further replies.
A

abacus004

Newbie level 1
Joined
Jan 12, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
Dear all,

I have designed fully differential symmetric SC-amplifier. When i load differential output with equal capacitive load (say, C1), then differential output is, say, y. But when i load differential output with unequal capacitive load (C1,C2), then differential output is y±Δ for the same input signal.

Does unequal capacitive load alter the transfer function of symmetric SC-amplifier? If so, why?

Is there any document on internet about this issue?

With many thanks!!!
abacus
 

This is because your output impedance is reduced at high frequency. This gives you low gain or less voltage level.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top