Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

open source framework of system verilog

Status
Not open for further replies.
R

rogeret

Member level 4
Joined
Sep 7, 2011
Messages
77
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,864
hi guys,
when using system verilog, should we use existing library of class or some open source framework or write all the framework by ourselves?
Im a beginner here, could u give me some advice?
thanks！
 

it's better to use OVM/UVM for verification

---------- Post added at 00:32 ---------- Previous post was at 00:30 ----------
rogeret said:
hi guys,
when using system verilog, should we use existing library of class or some open source framework or write all the framework by ourselves?
Im a beginner here, could u give me some advice?
thanks！
Click to expand...
h**p://www.design-reuse.com/articles/26341/guidelines-for-successful-soc-verification-in-ovm-uvm.html
 

Re: open source framework of systemverilog

Object-oriented programming requires a lot of infrastructure to handle setup, configuration, and communication. Why re-invent, re-document, and re-train when you can use existing resources.

See Verification Academy | Where Education Meets Opportunity to get started.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top