+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Newbie level 4
    Points: 282, Level: 3

    Join Date
    Jul 2011
    Posts
    5
    Helped
    0 / 0
    Points
    282
    Level
    3

    down sampling in FPGA

    how can we achieve the down sampling in FPGA ?Is there any IP core available?

    •   AltAdvertisment

        
       

  2. #2
    Advanced Member level 3
    Points: 7,837, Level: 21
    milind.a.kulkarni's Avatar
    Join Date
    Oct 2011
    Location
    Bangalore
    Posts
    923
    Helped
    215 / 215
    Points
    7,837
    Level
    21
    Blog Entries
    1

    Re: down sampling in FPGA

    Simple way is two creat two fifo and apply the bilinear interpolation on that.....

    Good Luck
    Hope the post will be helpful to you....
    "Sharing is the best way of Learning"



    •   AltAdvertisment

        
       

  3. #3
    Super Moderator
    Points: 251,556, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    43,804
    Helped
    13320 / 13320
    Points
    251,556
    Level
    100

    Re: down sampling in FPGA

    CIC decimation filters are a simple way.



--[[ ]]--