+ Post New Thread
Results 1 to 9 of 9
  1. #1
    Full Member level 3
    Points: 2,431, Level: 11
    Achievements:
    7 years registered

    Join Date
    Jul 2007
    Posts
    151
    Helped
    17 / 17
    Points
    2,431
    Level
    11

    Can you tell why need two flipflop to synchronize the asynchronous reset ?

    Hi guys.

    When designing an asynchronous digital design, can you tell why need two flipflop to synchronize the asynchronous reset ?

    Can we just use one flipflop to synchronize the asynchronous reset for the internal flipflop use ?

    Thanks!

    •   AltAdvertisement

        
       

  2. #2
    Full Member level 5
    Points: 2,789, Level: 12

    Join Date
    Apr 2005
    Posts
    284
    Helped
    6 / 6
    Points
    2,789
    Level
    12

    Re: Can you tell why need two flipflop to synchronize the asynchronous reset ?

    two stage flipflop for asynchronous signal,remove metastability



  3. #3
    Full Member level 3
    Points: 2,431, Level: 11
    Achievements:
    7 years registered

    Join Date
    Jul 2007
    Posts
    151
    Helped
    17 / 17
    Points
    2,431
    Level
    11

    Re: Can you tell why need two flipflop to synchronize the asynchronous reset ?

    Can you explain it more detailed ?
    Thanks!



  4. #4
    Advanced Member level 4
    Points: 8,890, Level: 22
    Achievements:
    7 years registered

    Join Date
    May 2010
    Location
    Marin
    Posts
    1,485
    Helped
    354 / 354
    Points
    8,890
    Level
    22

    Re: Can you tell why need two flipflop to synchronize the asynchronous reset ?

    You could find on internet some article about meta stability issue in electronic design. Two flip flops is a minimal to reduce dramatically the statistic to have an issue when a signal goes from one clock domain to another one clock domain.



    •   AltAdvertisement

        
       

  5. #5
    Advanced Member level 5
    Points: 24,699, Level: 38
    barry's Avatar
    Join Date
    Mar 2005
    Location
    California, USA
    Posts
    4,733
    Helped
    1050 / 1050
    Points
    24,699
    Level
    38

    Re: Can you tell why need two flipflop to synchronize the asynchronous reset ?

    You don't need to synchronize an asynchronous reset. That's why it's called ASYNCHRONOUS. It is a non-clocked signal.



  6. #6
    Full Member level 3
    Points: 2,431, Level: 11
    Achievements:
    7 years registered

    Join Date
    Jul 2007
    Posts
    151
    Helped
    17 / 17
    Points
    2,431
    Level
    11

    Re: Can you tell why need two flipflop to synchronize the asynchronous reset ?

    Hi barry.

    If you dont synchronize the asynchronous reset, how can you guarantee the reset signal can arrive at all registers within one clock cycle ?

    Thanks!



  7. #7
    Newbie level 3
    Points: 186, Level: 2

    Join Date
    Dec 2011
    Posts
    3
    Helped
    0 / 0
    Points
    186
    Level
    2

    Re: Can you tell why need two flipflop to synchronize the asynchronous reset ?

    Hello ..
    Can metastability be avoided using fuzzy logic..
    Can we afford transmission time delay of few microseconds to process the signal using fuzzy logic...



    •   AltAdvertisement

        
       

  8. #8
    Super Moderator
    Points: 263,501, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    46,037
    Helped
    14000 / 14000
    Points
    263,501
    Level
    100

    Re: Can you tell why need two flipflop to synchronize the asynchronous reset ?

    The initial question is already misleading you are obviously talking about synchronous digital designs with asynchronous reset.

    You don't need to synchronize an asynchronous reset. That's why it's called ASYNCHRONOUS. It is a non-clocked signal.
    The discussion is about technics rather than semantics. It's called asynchronous, because it feeds the asynchronous reset input of registers. Although it's not a clocked signal, it needs to satisfy setup and hold timing requirements, otherwise the reset result will be unpredictable. This is usually achieved by releasing the reset synchronously to clock.

    If you dont synchronize the asynchronous reset, how can you guarantee the reset signal can arrive at all registers within one clock cycle ?
    Yes, that's the point. The reason for the second FF is metastability avoidance, as already explained.
    Can we afford transmission time delay of few microseconds
    You are talking about a transmission line of a few hundred meters length. But besides affording it, it seems pretty useless.


    1 members found this post helpful.

  9. #9
    Full Member level 3
    Points: 2,431, Level: 11
    Achievements:
    7 years registered

    Join Date
    Jul 2007
    Posts
    151
    Helped
    17 / 17
    Points
    2,431
    Level
    11

    Re: Can you tell why need two flipflop to synchronize the asynchronous reset ?

    Thanks FVM!



--[[ ]]--