Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

simulation of clock domain crossing CDC path

Status
Not open for further replies.
T

tariq786

Advanced Member level 2
Joined
Feb 24, 2004
Messages
562
Helped
67
Reputation
134
Reaction score
53
Trophy points
1,308
Location
USA
Activity points
3,048
Hi,

I have a question about simulation of a design having multiple clock domains with CDC paths (one or more) between the clock domains.

How do you verify these paths by simulation? I mean can you verify by simulation that CDC is working properly? If so, how will you report coverage?

Any hints, pointers, links

Please give easy to understand and thorough explanation like yadavvlsi :grin:
 

Mentor provides a tool call questa CDC formal, that read the modelsim/questa data base and analyze the code to check if the minimum double flops are present to exchange data from one clock domain to another clock domain.
By simulation, it is not really easy to check this. Random clock frequency could help, with huge number of simulation.
"paper" analysis to find/detect the worst clock ratio....
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top