Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Qualcomm design verification interview questions

Status
Not open for further replies.

rohit_singh1

Junior Member level 3
Joined
Jan 28, 2011
Messages
29
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,495
Hi guys,

I have an interview coming up for the design verification team at qualcomm. Could any body here please let me know what kind of questions usually qualcomm asks for that position. Or at any other company in general. Also what probable topics I should be focusing on? (I tried looking for them here, couldn't find anything concrete)

Also wanted to point out that I don't have a good knowledge of system verilog and c++. I do have a good expertise on verilog and perl. In such a short period of time, I would prefer not to learn system verilog/c++ and rather focus on my strong points.

Thanks in advance.
Rohit.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top