Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why use a comparator before the front end S/H circuit in pipeline ADC

Status
Not open for further replies.

heshufeng

Newbie level 3
Joined
Jun 12, 2009
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,306
this is a 10bit pipeline adc, it has a front end sampling hold circuit which followed by 8 stages of MDACs, each stage is 1.5bit, the last stage is a 2bit flash adc.
but in front end s/h circuit, there is a 1bit comparator, it output to digital error correction, why they use the comparator , how this works in digital correction?
 

Attachments

  • ???.GIF
    ???.GIF
    6.7 KB · Views: 105
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top