Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Load transient response simulation in LDO

Status
Not open for further replies.
M

mcumcumcu

Newbie level 4
Joined
Feb 11, 2007
Messages
5
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,309
Hi guys,
I met a problem in a LDO design when I run the load transient simulation. I found that the V_drop and V_overshot is different when I give a load current step(from 1mA to 100mA in 1us) with different pulse width and period. When the pulse width and period is longer, the Vdrop is smaller. So I want to know which is make sense. The spec of the V_drop is about 50mV in my design, but I can not cover it over all the Iload pulse width.
Thanks a lot.
 

Please use enough long period to make circuits settled.
 
Thanks, Leo, maybe I should use 1ms period to simulate.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top