Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm running an LVS and I get "no similar net" errors for almost every net. I've used "mark net" to check the layout and I'm pretty certain it is correct. Any ideas?
Your info. is too limited.
It can be all sorts of things - your instances not being recognized, your pins not being extracted, etc. , etc.
Not only do you have to check layout visually, sometimes you have to check the settings when running LVS.
E.g. case-sensitive LVS run will not match Net_1400_arc_1iN42_net_veryConfusing_141551_bus_115 with Net_1400_arc_1IN42_net_veryConfusing_141551_bus_115
Is device extraction working ok (parallel/serial devices may have been merged)?
Have you accidentally named normal connections to instance with bus naming style?
Does the LVS see a short connection with substrate layers which the "mark net" doesn't recognize? (I'm assuming you're using Virtuoso "mark net" command)
Thank you I-FAB,
It turned out the problem was an ideal resistor in the schematic that I was simulating with and had forgotten about.
Thank you again. Your suggestions are useful to keep in mind.
Kind regards,
Tas
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
