Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] a simple differential amplifier question

Status
Not open for further replies.

the_falcon

Member level 4
Joined
May 28, 2010
Messages
72
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Toronto
Activity points
1,811
hi all,
I am trying to design a differential comparator in which i have a differential input stage, then two cmos flip flops.my differential amplifier is actually having a differential PMOS input pair biased by PMOS current mirror of the ratio of 1:2 and its directly connected to the flip flop section.

what bothers me is , is there any way for me to have the gain from the differential input stage if i directly connect it to flip flop section without having any kind of load at the output of the input PMOS pair

i am attaching the technical paper i referred, here.please help me out in this


falcon
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top