Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This error occurs when the clearance value exceeds then the value which is set in rules, to avoid this error
open your pcb Go to
tools > reset errors then Go to
design > rules ( a pop up menu will appear on the left hand side in the menu you will come across the word clearance double click it and decrease the clearance )> apply > ok
then again check DRC..
your error will be removed...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
