Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
CMOS process provides lower power consumption and is easy to scaling down.
Gate of MOS needs much lower driving current than base current of bipolar.
Scaling down increases CMOS speed.
The most important advantage of CMOS is the very low static power consumption in compare with NMOS technology. On the other hand, CMOS technology is more complex to fabricate then NMOS technology, so it is more expensive. However, almost every todays digital circuits are CMOS. You want to use NMOS only when you want to fabricate fast and low-cost a simple circuit.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
