nishanthmv
Newbie level 1
Hi,
It would be great if anyone could help me in understanding the what factors can affect the PLL output clocks' quality (like jitter, duty cycle variation etc) in an SoC.
Can I use PLL input clock (driven by ext crystal/osc) directly to drive internal logic when the device needs to be put in a kind of quasi-sleep mode(when PLL is to be shut down)?
If I use PLL input clock to drive some part of internal logic (along with PLL), can it cause issues in PLL output clock?
Appreciate your help.
--
Nishanth
It would be great if anyone could help me in understanding the what factors can affect the PLL output clocks' quality (like jitter, duty cycle variation etc) in an SoC.
Can I use PLL input clock (driven by ext crystal/osc) directly to drive internal logic when the device needs to be put in a kind of quasi-sleep mode(when PLL is to be shut down)?
If I use PLL input clock to drive some part of internal logic (along with PLL), can it cause issues in PLL output clock?
Appreciate your help.
--
Nishanth