Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LVS error for parameter mismatch

Status
Not open for further replies.
B

bhaveshsoni

Junior Member level 1
Joined
Aug 17, 2010
Messages
17
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
opamp
Activity points
1,380
parameter mismatch error is coming after LVS run
these error is shown at that transistor where I am use finger more than one.
Plese help me for solution of these error
I am using cadence 514 tool
Thanx
 

It could be a mismatch in the number of fingers, some LVS decks check for it, try changing the number of fingers in the schematic for one of the devices flagged as mismatched
Otherwise provide more details:
what LVS tool are you using? Assura, Calibre,...?
what process/PDK?
 

I am using Assura tool for LVS checking
PDK is process
My trasistor size is more than 100u and I am working in UMC 180nm
so it support maximum width upto 100u
so for setting up 200u I am use finger 2
so that is not supported by assura LVS checking
what is the solution ?
Thanx
 

all I asked was to check that the number of finger was the same in the schematic and in the layout
 

what does your error message says exactly?
 

error message:parameter mismatch
These error is come to those transistor in which I am use finger size more than 1 in schematic and layout
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top