Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

output resistance of PMOS and NMOS. which has higher output resistance?

Status
Not open for further replies.

surreyian

Member level 3
Joined
Feb 10, 2006
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,796
Hello all,

the output resistance is given as
1) satuation region, R=1/(Lamda*Id).
2) linear region, R=1/[u.Cox.(w/l).(vgs-vth)]

In these cases, PMOS will have higher outout resistance as PMOS has lower mobility and Id. Is my understanding correct?

However in Razavi's design of analog CMOS integrated circuit, chapter 2. It states that for given dimensions and bias current, NMOS has higher output resistance. How does this statement come about?
 

Do not mix up static (Ro,s=Vds/Id) and dynamic (small signal, Ro,d=δVds/δId) output resistance!
 

Hi. You can refer to Paul Gray's book about the channel length modulation of MOSFET. The output resistance is strongly related to the channel length and the doping level. Lamda=(1/L-(Xd))*d(Xd)/d(Vds). The doping level affects the width of depletion region near the SD diffustion. So if you really wanna compare the output resistance of the two devices of the same dimension, you need to know which one is much more doped than the other. However, knowing the result is usually not important for a designer because active load is frequently used and the Ro=rop//ron.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top