Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

'signal connected to multiple drivers' problem

Status
Not open for further replies.
S

serhannn

Member level 4
Joined
Sep 28, 2010
Messages
69
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,939
Hi. We are trying to code a sort of accumulator in Verilog, but when we write the code below, we get an error saying that "this signal is connected to multiple drivers" for every signal that even does not appear in the expression below. For example, we also have a register "N" and we get the same error for it, too.

Code: 
sum_temp=(a + k*dx - dx_half)*(a + k*dx - dx_half)+m*(a + k*dx - dx_half)+nn;
sum=sum+sum_temp;

Does anybody know the reason for this error? Thanks a lot for your help.
 

perhaps you have "if N = 5" instead of "if N == 5" someplace.
 

u can use swith,ff... to avoid multiple drivers' problem
 

Usually this happens when the signal N is assigned values in different processes

like in VHDL (I'm not very familiar with Verilog)
Code: 
process1:process(clk)
begin
   if rising_edge(clk) then
      N <= some_value;
      ...
end process;

process2: process (clk, ...)
begin
   if rising_edge(clk) then
      N <= some_other_value;
      .....
end process;
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top