Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to write a Testbench in VHDL or Verilog for ISCAS benchmark Circuit.

Status
Not open for further replies.
R

Ravi Tej

Newbie level 4
Joined
Feb 28, 2011
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,312
Can anyone help me with how to write a testbench for ISCAS benchmark circuit in particular C6288 as I need to generate a VCD file to get the V-file of the benchmark circuit using Design complier.

Regards,
Ravi Tej
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top