+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Newbie level 4
    Points: 343, Level: 3

    Join Date
    Mar 2011
    Posts
    7
    Helped
    1 / 1
    Points
    343
    Level
    3

    AMD interview for Design Verification

    I have an interview tomorrow with AMD for design verification position - entry level. Any tips on what I should be going through. So far, I have brushed up on

    1) Verilog - writing code and common questions
    2) ASIC design flow
    3) Basic PERL
    4) Digital circuits and concepts
    5) RTL vs Behavioral

    Anything else I am missing out on?
    Thanks

    •   AltAdvertisment

        
       

  2. #2
    Member level 5
    Points: 2,352, Level: 11
    Achievements:
    7 years registered

    Join Date
    Sep 2006
    Posts
    84
    Helped
    16 / 16
    Points
    2,352
    Level
    11

    Re: AMD interview for Design Verification

    Since you are interviewing for a DV job, I would suggest brushing up on System Verilog and have a rough understanding of the verification methodology (choose one of VMM/OVM/UVM). Don't memorize it, just understand TLM, BFM, and what sorts of abstraction these methodology is designed to provide.

    Terry


    1 members found this post helpful.

    •   AltAdvertisment

        
       

  3. #3
    Advanced Member level 3
    Points: 6,706, Level: 19

    Join Date
    May 2008
    Location
    Shang Hai
    Posts
    972
    Helped
    82 / 82
    Points
    6,706
    Level
    19

    Re: AMD interview for Design Verification

    yes ,you should know the verification flow and verification language !



--[[ ]]--