Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Reducing the Size of a Multiple Transistor Design?

Status
Not open for further replies.
N

nodee

Junior Member level 3
Joined
Jan 26, 2011
Messages
29
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,519
Hi, I have a design that includes about 10 transistors mostly implementing logic functions I chose to use transistors diodes etc. to avoid using dedicated logic ic's of which I would need a few to do the same job. The problem now is that 10 transistors are not small as I would of hoped and so I am now wondering if there is a easier way to implement these logic functions using maybe just one ic but not large as a 20pin or so GAL, PLD type of thing? any ideas? something between dedicated IC's and a PLD would be ideal, thanks.
nodee
 

Pls use a small FPGA chip.
 

Have you tried using surface mount technology instead of through hole technology?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top