Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Lead Developer, Physical Verification,Bangalore,India

Status
Not open for further replies.

callida_latha

Newbie level 4
Joined
Dec 15, 2010
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,341
Job Lead Developer, Physical Verification,Bangalore,India

Hi,

we are looking for:

Candidate should have demonstrated history of having led multiple development activities. The lead developer will be expected to work on detailed low level specification of the methodologies to be developed. He/she will then work on development themselves as well as lead and guide any staff developers working in the same domain. He/she will need to deliver development per the bottoms up schedule that he/she will specify. He/she should have good understanding of what it takes to develop well structured and easily maintainable software. He/she need to be highly proficient in perl/tcl themselves and also capable of spot checking work done by staff developers to ensure accuracy, completeness, and good coding style to ensure production quality development.

He/she should have good customer/communication skills for enabling successful deployment and support. It should be noted that the role requires flexible work schedule. The leads would be expected to attend regular evening calls. They may also be expected to travel to US for multiple weeks.

 This position is expected to be highly experienced (8-10 years). The experience can be in one or more of the following three areas (in order of preference): (i) EDA methodology/flow development (ii) EDA vendor AE (iii) Digital design engineer. He/she should have expert working knowledge of the design flow and relevant EDA tools (Cadence expertise preferred) in the domain.
 Should have solid understanding of DRC and LVS checking. This includes understanding the description of silicon technology DRC rules, their coding in rule decks and robust DRC/LVS methodologies to enable error free PGs.
 Should have worked on DRC/LVS analysis of production designs to enable good understanding of third party tools. Cadence PVS experience preferred.
 Tools: Preferable to have work experience with Cadence tools, but experience with other tools too would be considered.
 Scripting and software languages: Perl / Tcl / C++

Pls send ur cv to hr@callidasoft.com

Thanks
Callida_latha
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top