+ Post New Thread
Page 1 of 3 1 2 3 LastLast
Results 1 to 20 of 42
  1. #1
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    high stability LDO with fast transient response

    hi ,
    I raghu would like to design voltage regulator with an improved fast transient response.i have attached my base paper.Can any one guide me how to design from base level of voltage regulator and how to design individual blocks initially according to my base paper design with specs of each block.

    Please tell me what are the specifications i need to take initially based on my base paper design.Right now i planned to design error amplifier which is used "single ended folded cascode OTA" for traditional LDO as mentioned in base paper.

    Thanq

  2. #2
    Super Moderator
    Points: 51,294, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,049
    Helped
    2630 / 2630
    Points
    51,294
    Level
    55

    Re: high stability LDO with fast transient response

    Quote Originally Posted by raghuvlsi View Post
    Can any one guide me how to design from base level of voltage regulator and how to design individual blocks initially according to my base paper design with specs of each block.
    I think your base paper provides a sufficiently good design guidance, even for the single blocks. But you surely can get help here, if you ask specific questions.

    Quote Originally Posted by raghuvlsi View Post
    Please tell me what are the specifications i need to take initially based on my base paper design.
    The specifications of course must be provided by your boss, your prof. or may be by yourself; you might just keep or alter those mentioned in Table 1 (p. 4) of your base paper.

    Surely you cannot expect forum members to guess your requirements!


    1 members found this post helpful.

  3. #3
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    Re: high stability LDO with fast transient response

    Thanks for your reply,
    Right now iam designing traditional LDO(fig.1,page number-1) which is mentioned in Base paper.
    Error amplifier block(fig.3,page number-2) is using in traditional LDO.
    Technology:0.35um.
    1)For my design analysis approximately how much 'L' value is required for each transistor to target specifications.I used L=0.35um, but the result is not proper.
    2)Band width is how much?
    Thanq



  4. #4
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    Re: high stability LDO with fast transient response

    Hi,
    Please tell me the values of
    For NMOS->Un,Cox
    For PMOS->Up,Cox
    Using 0.35um TSMC for my project
    Thanq



    •   AltAdvertisment

        
       

  5. #5
    Super Moderator
    Points: 51,294, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,049
    Helped
    2630 / 2630
    Points
    51,294
    Level
    55

    Re: high stability LDO with fast transient response

    Quote Originally Posted by raghuvlsi View Post
    Technology:0.35um.
    1)For my design analysis approximately how much 'L' value is required for each transistor to target specifications.I used L=0.35um, but the result is not proper.
    Here is a 0.35Ám folded cascode OTA design, which uses L=0.35Ám throughout. I found it some time ago here on the EDAboard forum, but don't remember where & when, nor do I know if it really worked well:


    Here's a 0.35Ám HiFreq OpAmp which uses L=1Ám for all MOSFET's. I think for good & accurate analog designs it is better to use the 3..4-fold min. length:

    As you don't need the AB end stage, you dismiss M7, M9, M10, M13, M19 .. M24, M29 & M30.

    This is a paper on 0.35Ám OTA designs for 4 different power/bandwidth combinations. It uses an NFET input stage, however: Folded_Cascode_OTA_designed_through_gm_over_Id.pdf

    A similar design comes here - including the necessary CMFB part: LP-SC-CMFB-Folded-Cascode-OTA_opt.pdf


    Quote Originally Posted by raghuvlsi View Post
    2)Band width is how much?
    As much as you need: this depends on how fast the LDO must react on interferencies, i.e. on input (supply, PSRR) and output (load) changes.


    2 members found this post helpful.

  6. #6
    Super Moderator
    Points: 51,294, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,049
    Helped
    2630 / 2630
    Points
    51,294
    Level
    55

    Re: high stability LDO with fast transient response

    Quote Originally Posted by raghuvlsi View Post
    Hi,
    Please tell me the values of
    For NMOS->Un,Cox
    For PMOS->Up,Cox
    Using 0.35um TSMC for my project
    See e.g. here.


    2 members found this post helpful.

  7. #7
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    Re: high stability LDO with fast transient response

    Thanks for giving valuable information sir,



  8. #8
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    Re: high stability LDO with fast transient response

    Hi sir,
    Please give example values for AC analysis for input of folded cascode OTA. So that i can analyze to force the values in simulation tool(using Mentor graphics DA_IC tool) for AC analysis.
    Please send some examples of circuits with AC,DC and transient analysis including values.
    Thanq



  9. #9
    Super Moderator
    Points: 51,294, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,049
    Helped
    2630 / 2630
    Points
    51,294
    Level
    55

    Re: high stability LDO with fast transient response

    Here's a (C@dence) tutorial on how to characterize differential amplifiers. At least it shows the appropriate test benches: Cadence_Characterizing_Differential_Amplifiers.pdf


    2 members found this post helpful.

  10. #10
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    Re: high stability LDO with fast transient response

    Hi sir,
    How to get conclusion of Vgs and Vds values of each MOSFET in my design for calculating width.Please give an idea.
    Thanq



    •   AltAdvertisment

        
       

  11. #11
    Super Moderator
    Points: 51,294, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,049
    Helped
    2630 / 2630
    Points
    51,294
    Level
    55

    Re: high stability LDO with fast transient response

    Hi Raghu,

    this depends on your circuit, its supply voltage, and the process which you intend to use. It's impossible to tell you any reasonable values if this info isn't available.

    Generally you first must learn how to design circuits. There are a lot of good books available on Analog Circuit Design, pls. find here some examples:

    Allen/Holberg "CMOS Analog Circuit Design"
    David M. Binkley "Tradeoffs and Optimization in Analog CMOS Design"
    Behzad Razavi "Design of Analog CMOS Integrated Circuits"

    Study such a book thoroughly and you'll learn how to design circuits and calculate their W/L ratios. After this you will be able to either manually calculate values like Vgs or Vds, or you will analyse these values if you have access to a simulator tool.

    Have fun by learning!
    erikl


    1 members found this post helpful.

  12. #12
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    Re: high stability LDO with fast transient response

    Hi sir,once please go through my base paper.My project objective is following base paper only.I can't analyzing values of Vgs and Vds for calculation of each MOSFET's width and length in my design. And also i could't find how much bias voltages need for my design.Please let me know if you can analyze my design.Iam using TSMC 0.35um and Vdd=5v.
    Any how i started to study those books which referred by you.
    Thanq.



  13. #13
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    Re: high stability LDO with fast transient response

    Hi sir, i getting confused with how much input current need for my proposed circuit(figure 5.3).
    From base paper i could't find input current value.
    Please go through Table 1,here i have settling time value[any relation between slew rate and settling time?]. From this can we calculate input current value?if yes how?
    (or) can we target with gain for analyze the input current?If yes, how much gain is sufficient for my design?
    Note:Iam following base paper parameters only for my project.
    I can analyze Vgs and Vds values.
    Thanq..



  14. #14
    Super Moderator
    Points: 51,294, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,049
    Helped
    2630 / 2630
    Points
    51,294
    Level
    55

    Re: high stability LDO with fast transient response

    Quote Originally Posted by raghuvlsi View Post
    ... getting confused with how much input current need for my proposed circuit (figure 5.3).
    Can't find figure 5.3 in your base paper, sorry!

    Quote Originally Posted by raghuvlsi View Post
    From base paper i could't find input current value.
    Depends on your required BWcl , s. equs. (19) & (18 ) of your base paper.

    Quote Originally Posted by raghuvlsi View Post
    Please go through Table 1,here i have settling time value[any relation between slew rate and settling time?].
    Of course! Settling time = Δt2 ≈ n * ΔVout,max/slew_rate , where the factor n depends on your required max. (in-)accuracy. Use n=3.5 for 3% or n=4.6 for 1% of inaccuracy. n ≈ -ln(max_inaccuracy). This of course is just a rough estimation, because it's based on exponential decay with a time constant of ΔVout,max/slew_rate .

    Quote Originally Posted by raghuvlsi View Post
    From this can we calculate input current value?if yes how?
    Yes, via the required bandwidth BWcl , again s. the equs. (17) through (20).

    Quote Originally Posted by raghuvlsi View Post
    (or) can we target with gain for analyze the input current?If yes, how much gain is sufficient for my design?
    Like the settling time, the necessary gain depends on your required max. inaccuracy:
    gain ≥ 1/max_inaccuracy .

    HTH! erikl


    2 members found this post helpful.

  15. #15
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    Re: high stability LDO with fast transient response

    thanks for giving valuable information sir,
    actually its figure 3 from base paper.I was wrongly typed .
    Can we regulate 2.5v with input voltage 4v?reference voltage has mentioned 2.5v
    My base paper mentioned 4v to 6v input voltage.



  16. #16
    Super Moderator
    Points: 51,294, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,049
    Helped
    2630 / 2630
    Points
    51,294
    Level
    55

    Re: high stability LDO with fast transient response

    Quote Originally Posted by raghuvlsi View Post
    Can we regulate 2.5v with input voltage 4v?reference voltage has mentioned 2.5v
    This of course depends on the process to be used: if it gives you transistors which can stand the 4V.

    An output regulation of 2.5V with input of 4V is easily to be achieved. Usually LDOs are designed for a dropout voltage of a few hundred milliVolts only (at low output currents, say < ≈50mA).


    1 members found this post helpful.

  17. #17
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    Re: high stability LDO with fast transient response

    Hi sir,
    In my base paper (Fig3) i need to generate 2.5v Reference voltage and bias voltages Vb1,Vb2,Vb3,Vb4 and Vb5. Shall i use DC voltage source with corresponding values or i need to generate the circuits?
    Do you have any idea about how to analyze bias voltages for particular value.
    Thanq



  18. #18
    Super Moderator
    Points: 51,294, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,049
    Helped
    2630 / 2630
    Points
    51,294
    Level
    55

    Re: high stability LDO with fast transient response

    Quote Originally Posted by raghuvlsi View Post
    ... Shall i use DC voltage source with corresponding values or i need to generate the circuits?
    This depends on what you want to do with your circuit. In the very beginning of designing your circuit you may work with DC bias voltage or current sources - at least until your main circuit works correctly. But if you intend to produce a real circuit, or even if you want to know how your circuit behaves at different temperatures (and how process variations will change its behaviour), the creation of transistor bias circuits is a MUST.

    Quote Originally Posted by raghuvlsi View Post
    Do you have any idea about how to analyze bias voltages for particular value.
    Analysis is done by simulation. How to design bias circuits is described in any book about Analog Circuit Design.
    Below pls. see 2 bias circuit examples (topologies):



  19. #19
    Member level 1
    Points: 1,209, Level: 7

    Join Date
    Aug 2007
    Posts
    35
    Helped
    0 / 0
    Points
    1,209
    Level
    7

    Re: high stability LDO with fast transient response

    Hi sir,
    Please tell me the values of
    For NMOS->Un,Cox
    For PMOS->Up,Cox
    Using 0.25um TSMC for my project.
    Thanq



    •   AltAdvertisment

        
       

  20. #20
    Super Moderator
    Points: 51,294, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,049
    Helped
    2630 / 2630
    Points
    51,294
    Level
    55

    Re: high stability LDO with fast transient response

    Sorry, I neither have the 0.25um TSMC Design Kit nor its models. You should get these values from their PDK. Until then you could start with the values published with the correspondent MOSIS WAFER ACCEPTANCE TESTS.


    1 members found this post helpful.

--[[ ]]--