Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Loop filter placement in PLL design

Status
Not open for further replies.

sandesh564_123

Member level 1
Joined
Apr 16, 2010
Messages
32
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
bang
Activity points
1,469
How important is the placement of loop filter in pll design....and what factors we need to take care while placing loof filter components....
 

Without a loop filter you would almost certainly be feeding a waveform rather than a steady voltage back to the VCO and the result would be unpredictable and unstable at the very least.
If the loop time constant is too short you will get residual signal on the control voltage causing FM on the VCO but the reaction (lock) time would be fast.
If the loop time constant is too slow the lock time will be excessive and you increase the risk of hunting and frequency overshoots as it attempts to stabilize.

Brian.
 

Hi,

Loop filter is to proved dc voltage to VCO and hence VCO provides frequency based upon input control voltage. There are calculations from loop filter for stable operation of PLL like Bandwidth, damping factor, natural frequrency, phase margin.

Bye.
 

that was great to know more abt loop filter....

but i wanted to know like how does the placement of resistors and capacitors, on the PCB, of loop filter affect the performance of the PLL.
Do we have any specific rules for that or that doesn't matter???
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top