Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Xilinx ise ds timing constraints

Status
Not open for further replies.
K

knightnoor

Newbie level 5
Joined
Jan 4, 2011
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,342
Hi
I am a beginner for software xilinx ise ds....I need help regarding the Timing constraints and the floor planning...can you please help me regarding the timing constraints that how to edit in the constraints editor and when would i know that the timing i have entered is the best for my design...
 

Xilinx has a very nice documentation on how to use ISE. Just search in google or in xilinx.com. There are lot of tutorials available online. The links for the documents on Timing Constraints and floor planning from Xilinx.com are below:

**broken link removed**
https://www.xilinx.com/support/sw_manuals/2_1i/download/fplan.pdf
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top