Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

hspice Z-state calculation

Status
Not open for further replies.
H

haykp

Member level 3
Joined
Oct 22, 2010
Messages
66
Helped
9
Reputation
18
Reaction score
9
Trophy points
1,288
Activity points
1,643
Dear Forum,
How I can calculate from Z to high state going time by hspice?

The issues is that I am designing retention time, and I need to calculate by simulation the wake-up time of the schema. So while on hut down the wire is in Z state, but when it comes to wake-up the wire value is Vdd, so the question is how to calculate the Z-to-1 time by simulation.

Thanks,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top