Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is the difference between sequential ATPG and combinational ATPG

Status
Not open for further replies.
R

raviram80

Member level 3
Joined
Jun 8, 2009
Messages
65
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,750
Hi ,

I have the following questions

1. What is combinational ATPG and sequential ATPG?

2. When we generate patterns for normal stuck-at faults what are we using? Combinational ATPG or Sequential ATPG?

Thanks
 

Hi,

sequential ATPG implies memory state elements

combinatorial ATPG implies combinational logic only.

A stuck at fault can happen anywhere; on pads, on flops or combinatorial gates
 

jpvSoccer said:
Hi,

sequential ATPG implies memory state elements

combinatorial ATPG implies combinational logic only.

A stuck at fault can happen anywhere; on pads, on flops or combinatorial gates
Click to expand...

I dont think this is what it means in terms of combinational or sequential ATPG
 

ATPGs generally work on designs that have the flip-flops connected into a scan chain. This allows you to load values into them before tests and see values that they capture after a test is applied. It converts a sequential test problem into a much simpler combinatorial problem because the tests can generally be written with one clock. The values flow from the scan flops through logic to flip-flops which capture the test results where they can be compared against the expected value to find defects.
 

The basic difference between combinational and sequential ATPG is that, during sequential ATPG, one test vector may be insufficient to detect the target fault because the excitation and propagation conditions may necessitate some of the flip flop values to be specified at certain values.
 

Combinational ATPG will generate the Patterns for Combo logic(gates...etc)and sequential ATPG will generate the patterns for Scan-Filpflops.

Correct me if my understanding is wrong

While generating the patterns we need to generate the patterns for combinational and sequential circuits.right??
So,Now,
1)How do we generate the patterns??
2)which ATPG(combinational ATPG or sequential ATPG) we use to generate the patterns which is having combinational and sequential circuits in the design??

Thanks in advance.

Rgds,
yuga
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top