Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

capacitance per unit area in TSMC 180nm process

Status
Not open for further replies.
aarthy_maya

aarthy_maya

Junior Member level 3
Joined
Jan 12, 2008
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,612
I'm currently working with tsmc 180nm process.
I need to draw capacitor layout.
Can anyone tell me how can i find the "capacitance per unit area" value.? for using poly-metal1 capacitor.
 

aarthy_maya said:
I'm currently working with tsmc 180nm process.
I need to draw capacitor layout.
Can anyone tell me how can i find the "capacitance per unit area" value.? for using poly-metal1 capacitor.
Click to expand...

I don't know exactly how it will be in TSMC180 nm but in 36nm of AMS the location is in Analog Design where All the internal Modules are integrating in the PADFRAME with I/O terminals. In that after integrating all the modules the Capcitance is in the form of (NET) this should be covered the entire integrated circuit gabs will be filled by this CAPNET which will give the Area too based on that the cap range will be changed.
Hope you can get some Idea.

Thanks&regards
KR
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top