Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

error in hspice using tsmc 65nm

Status
Not open for further replies.
M

Mamdouh

Member level 1
Joined
Feb 20, 2010
Messages
34
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
Egypt
Activity points
1,490
when i used the nch_25 model in hspice in tsmc65nm technology i found an error

**error**
Undefined parameter or function definition par1fn_mc for fn_dice_svtn. Please e
nter a defined name.

here's my code
HomeWork#2 Proplem#2.a



.param gs=1


Vds 2 0 dc 2V

Vgs 1 0 dc 'gs'

mn 2 1 0 0 nch_25 L=0.7um W=10um


.op

.dc gs 0.5 0.8 0.01


.probe ov = par('gs-vth(mn)')

.probe gm_id = par('gmo(mn)/i(mn)')

.probe id_w = par('i(mn)/w')



.option post brief

.lib "./crn65lp_v1d5.l" tt_25

.end
Click to expand...

please help
 

hi,friends, can you tell me the minimum gate of the tsmc 65nm process,will thank you very much!
 

Have you solved this problem, I have the same problem with tsmc65nm hspice simulation and need some help, thank u
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top