Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

carrier mobility of Pmos and Nmos

Status
Not open for further replies.

chempaka

Newbie level 1
Joined
Sep 20, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
What is the relation between carrier mobility (electron and holes) in PN junction with regards to width (W) of Pmos and Nmos for Inverter circuit?
 

Carrier mobility reduction essentially occurs in strong inversion due to velocity saturation effects, i.e. in short channel devices, so depends much more on the length (L) than on W. See e.g. D. Binkley "Tradeoffs and Optimization in Analog CMOS Design", Chap. 2.4.3. Here's a clipping from the text (p. 16) :

"A primary effect is velocity saturation associated with the loss of effective carrier mobility caused by a high tangential or horizontal electric field between the pinched-off drain (again, saturation operation is considered) and source."
 

You should also recognize that you are talking -surface- mobility
in a MOSFET, which is not the same as bulk carrier mobility in a
"long" bulk device at all. You have surface scattering and a
constrained Z dimension.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top