+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Member level 5
    Points: 1,692, Level: 9

    Join Date
    Jan 2007
    Posts
    88
    Helped
    13 / 13
    Points
    1,692
    Level
    9

    MOS device theory related questions

    Hello all

    Here are some of my doubts:
    1.Why does carrier mobility reduce with temperature for pmos/nmos?

    2.Why do low Vt devices have high leakage?

    3.Why does the voltage drop happen when the nmos is used to generate a logic "high"?

    4. Why do series connected "n" number of nmos/ pmos have a threshold drop of just Vdd -Vth and not Vdd -n(Vth)?

    Regards
    Brittoo

    •   AltAdvertisement

        
       

  2. #2
    Super Moderator
    Points: 51,877, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,090
    Helped
    2666 / 2666
    Points
    51,877
    Level
    55

    Re: MOS device theory related questions

    ad 1. The essential effect arises from lattice scattering, which results in a temperature dependency of µ ~ T^(-3/2), see any book on semiconductor physics. The actual mobility temperature dependency of modern CMOS processes is very close to this behavior.

    ad 2. The subthreshold or weak inversion swing is about 90 mV/decade, i.e. for every 90 mV of Vgs decrease, the drain leakage current is reduced an order of magnitude. With low Vt devices, at Vgs=0 the leakage current is much higher than for high Vt devices.



    •   AltAdvertisement

        
       

  3. #3
    Member level 5
    Points: 1,692, Level: 9

    Join Date
    Jan 2007
    Posts
    88
    Helped
    13 / 13
    Points
    1,692
    Level
    9

    Re: MOS device theory related questions

    Hello erikl

    Thanks for the reply. Could you please upload any docs related to point #2?

    Regards
    Brittoo



    •   AltAdvertisement

        
       

  4. #4
    Super Moderator
    Points: 51,877, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,090
    Helped
    2666 / 2666
    Points
    51,877
    Level
    55

    Re: MOS device theory related questions

    Quote Originally Posted by Brittoo View Post
    Could you please upload any docs related to point #2?
    See e.g. David Binkley: "Tradeoffs and Optimization in Analog CMOS Design", p. 81 below:



--[[ ]]--