Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ASIC VERIFICATION INTERVIEW

Status
Not open for further replies.
A

aznsj

Newbie level 6
Joined
Jan 15, 2009
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,341
hi, I will be having a phone interview with intel for the poistion asic verification engineer.

i am a fresh grad. Could you pls give me some ideas about what kind of question they will be asking me?

Thanks
 

1. the verification environment you have done
2. OVM/VMM methodology
3. PLI/C/C++
4. perl/tcl/shell
5. IC design knowledge
6. verification flow
 

aznsj said:
hi, I will be having a phone interview with intel for the poistion asic verification engineer.

i am a fresh grad. Could you pls give me some ideas about what kind of question they will be asking me?

Thanks
Click to expand...

Hi ,
Since ur are fresher ... read morris mano...
also the intel guys would expect you to write some Assembly level language...
So read thoroughly abt microcomtroller, processor ...8085,8086 and their applications...
 

Hi everyone
I have to do a mano computer with VHDL
please help me.
i need morris mano.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top