Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Dual port RAM design from Single port RAM

Status
Not open for further replies.

shethpurak

Junior Member level 1
Joined
Nov 15, 2005
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,399
Hi,

Let's say I only have a single port ram(which has only one address bus and based on Wrt enable and rd enable it drives the data on rd_data_bus or write_data_bus) available in the library.

How do I make it work like dual port RAM ?

How can I design the wrapper around that single port ram to make it work like dual port ram ?

Please let me know

thanks..
 

The easiest (only?) way is to run the 1p SRAM at 2x system frequency and alternate active ports every other clock cycle. i.e., make a wrapper such that one port is active on the rising edge and one port is active on the falling edge.
 

shethpurak said:
Hi,

Let's say I only have a single port ram(which has only one address bus and based on Wrt enable and rd enable it drives the data on rd_data_bus or write_data_bus) available in the library.

How do I make it work like dual port RAM ?

How can I design the wrapper around that single port ram to make it work like dual port ram ?

Please let me know

thanks..


Hi,
0. Make a top wrapper of dual port ram.Instantiate the single port ram two times.
1. Send write data with proper control signal i.e. writeEN,OEN, etc to first ram
as for write operation.
2. simlarly use the other instance for read operation.
3. You can aslo use these two instance for simultaneous read and write opeartion also.
DPRAM PORT LISTS will be as follows :
a. I1
b. I2
c. O1
d. O2
e. wen_1
f wen_2
etc
 

nsingh95 said:
Hi,
0. Make a top wrapper of dual port ram.Instantiate the single port ram two times.
1. Send write data with proper control signal i.e. writeEN,OEN, etc to first ram
as for write operation.
2. simlarly use the other instance for read operation.
3. You can aslo use these two instance for simultaneous read and write opeartion also.
Wouldn't that just make two single-port RAMs? In a dual-port RAM both ports can access the same data. How do you plan to sync up the data between 1-port instances in your scheme? I guess periodically not use the RAMs and have a state machine sync the data? Which instance's data gets priority? Sorry, this plan doesn't make a lot of sense to me, but I'm very curious.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top