Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the IOB buffer used for? What is the global line in FPGA?

Status
Not open for further replies.

Klyon

Newbie level 5
Joined
Dec 29, 2008
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,356
Why use IOB buffers in Xilinx FPGA?

How does global line differs from ordinary line inside FPGA?


-THX
 

IOB buffer

Buffers are not a matter of FPGA manufacturer but of programmable logic.

Clocks and high fan out signals uses global lines for having the skew controlled. These lines are tipically vertical lines in the die.
 

Re: IOB buffer

IOB is used for
The outputs contain features that allow you to do the following:
Switch between a totem-pole and a complementary output
Include a passive pull-up or pull-down (both n -channel devices) with a typical resistance of
about 50 k W
Control the slew rate of the output.
Configure the input buffer with TTL or CMOS thresholds.
Switch in a delay to eliminate an input hold time.
Auto implements differential receive/transmit interface logic
By moving interface logic from CLBs to IOBs, You can minimize signal to pin delay.
That minimize signal skew within interface bus.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top