+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Newbie level 4
    Points: 656, Level: 5

    Join Date
    Jul 2009
    Posts
    7
    Helped
    0 / 0
    Points
    656
    Level
    5

    What is the IOB buffer used for? What is the global line in FPGA?

    Why use IOB buffers in Xilinx FPGA?

    How does global line differs from ordinary line inside FPGA?


    -THX

    •   AltAdvertisement

        
       

  2. #2
    Full Member level 2
    Points: 2,498, Level: 11
    zape's Avatar
    Join Date
    Jul 2003
    Location
    Spain
    Posts
    120
    Helped
    14 / 14
    Points
    2,498
    Level
    11

    IOB buffer

    Buffers are not a matter of FPGA manufacturer but of programmable logic.

    Clocks and high fan out signals uses global lines for having the skew controlled. These lines are tipically vertical lines in the die.



    •   AltAdvertisement

        
       

  3. #3
    Full Member level 1
    Points: 2,553, Level: 11
    goshka's Avatar
    Join Date
    Jul 2003
    Location
    Tver,Russia
    Posts
    115
    Helped
    16 / 16
    Points
    2,553
    Level
    11

    Re: IOB buffer

    IOB is used for
    The outputs contain features that allow you to do the following:
    Switch between a totem-pole and a complementary output
    Include a passive pull-up or pull-down (both n -channel devices) with a typical resistance of
    about 50 k W
    Control the slew rate of the output.
    Configure the input buffer with TTL or CMOS thresholds.
    Switch in a delay to eliminate an input hold time.
    Auto implements differential receive/transmit interface logic
    By moving interface logic from CLBs to IOBs, You can minimize signal to pin delay.
    That minimize signal skew within interface bus.



--[[ ]]--